

Name: Solutions Student Number: \_\_\_\_\_

There are 200 points over 6 problems on 6 additional pages.

Be sure to **state** any assumptions made and **check** them when possible.

### Useful units and constants

Definition of electron volt:  $1 \text{ eV} = 1.6 \times 10^{-19} \text{ J}$

Electronic charge:  $q = 1.6 \times 10^{-19} \text{ C}$

Boltzmann constant:  $k = 8.62 \times 10^{-5} \text{ eV/K} = 1.38 \times 10^{-23} \text{ J/K}$

Thermal voltage at room temperature:  $kT/q = 0.0259 \text{ V}$

Relative permittivity of silicon:  $\epsilon_r = 11.7$

Relative permittivity of  $\text{SiO}_2$ :  $\epsilon_r = 3.9$


Permittivity of free space:  $\epsilon_0 = 8.854 \times 10^{-14} \text{ F/cm}$

Silicon intrinsic carrier density at room temperature:  $n_i = 10^{10}/\text{cm}^3$

Band gap for silicon:  $E_G = 1.12 \text{ eV}$

**Default MOS parameters:**  $K_n' = 200 \mu\text{A/V}^2$ ,  $K_p' = 100 \mu\text{A/V}^2$ ,  $V_{TN0} = 0.5 \text{ V}$ ,  $V_{TP0} = -0.5 \text{ V}$ ,  $V_{TD0} = -2 \text{ V}$ ,  $\gamma = 0.5 \text{ V}^{1/2}$ ,  $|2\phi_F| = 0.6 \text{ V}$ ,  $\lambda = 0$ ,  $(W/L) = 1$

**Default diode parameters:**  $I_s = 10^{-16} \text{ A}$ ,  $n = 1$ ,  $V_{Zener} = 5 \text{ V}$ ,  $R_{Zener} = 0$ .



1. [36 points] A silicon pn junction has uniform doping concentrations of  $N_A = 10^{17}/\text{cm}^3$  and  $N_D = 5 \times 10^{18}/\text{cm}^3$  on the two sides of the junction, respectively. Both sides are narrow with undepleted region widths of  $W_p = 200 \text{ nm}$  and  $W_n = 50 \text{ nm}$ . The minority carrier lifetimes are  $\tau_{n,p} = 2 \mu\text{s}$  and  $\tau_{p,n} = 0.1 \mu\text{s}$ . The diode has a cross sectional area of  $200 \text{ nm} \times 500 \text{ nm}$ .

- [10] Calculate the reverse leakage current  $I_s$ .
- [8] What is the change in depletion charge as the voltage changes from 0 to 0.7 V?
- [8] What is the change in diffusion charge (stored minority charge) as the voltage changes from 0 to 0.7 V?
- [10] If the diode was operated with forward currents on the order of  $1 \mu\text{A}$ , what would be an appropriate Thevenin equivalent linear model?

$$(a) I_s = q A n_i^2 \left[ \frac{D_{n,p}}{N_a W_p} + \frac{D_{p,n}}{N_d W_n} \right]$$

$$= (1.6 \times 10^{-19} \text{ C}) (200 \times 10^{-8} \text{ cm} \cdot 500 \times 10^{-7} \text{ cm}) (10^{20} \text{ cm}^{-6}) \left[ \frac{20.8 \text{ cm}^2/\text{s}}{10^{17} \text{ cm}^{-3} \cdot 200 \times 10^{-8} \text{ cm}} + \frac{2.5 \text{ cm}^2/\text{s}}{5 \times 10^{18} \cdot 5 \times 10^{-7} \text{ cm}} \right]$$

$$= 1.66 \times 10^{-18} \text{ A}$$

$$D_{n,p} = (0.026 \text{ V}) \left( \frac{800 \text{ cm}^2}{\text{V} \cdot \text{s}} \right) N_A = 10^{17}$$

$$D_{p,n} = (0.026 \text{ V}) \left( \frac{95 \text{ cm}^2}{\text{V} \cdot \text{s}} \right) N_D = 5 \times 10^{18}$$

$$(b) |Q_d| = A \sqrt{2 K_S \epsilon_0 q N_a (V_i - V_a)}$$

$$\Delta Q_d = \left[ \left( 2 \times 11.7 \times 8.854 \times 10^{-14} \frac{\text{F}}{\text{cm}} \right) (1.6 \times 10^{-19} \text{ C}) (10^{17}) \right]^{1/2} \left[ (0.24)^{1/2} - (0.94)^{1/2} \right]$$

$$= (1.82 \times 10^{-7} \text{ C/cm}^2) (10^{-9} \text{ cm}^2) (-0.48)$$

$$= -0.87 \times 10^{-16} \text{ C}$$

$$V_i = \frac{kT}{q} \ln \left( \frac{10^{17} \cdot 5 \times 10^{18}}{10^{20}} \right) = 0.94 \text{ V}$$

$$(c) Q_{diff} = q A n_i^2 \left[ \frac{W_p}{2N_a} + \frac{W_n}{2N_d} \right] \left( e^{\frac{qV_a}{kT}} - 1 \right)$$

$$= (1.6 \times 10^{-19} \text{ C}) (10^{-9} \text{ cm}^2) (10^{20} \text{ cm}^{-6}) \left( \frac{2 \times 10^{-5} \text{ cm}}{2 \times 10^{17} \text{ cm}^{-3}} + \frac{5 \times 10^{-6} \text{ cm}}{10^{19} \text{ cm}^{-3}} \right)$$

$$\Delta Q_{diff} = 1.6 \times 10^{-20} \text{ C} \left( e^{0.7 / 0.026} - 1 \right) = 7.9 \times 10^{-19} \text{ C}$$

(d)  $V_{th} = \frac{kT}{q} \ln \left( \frac{I}{I_s} \right) = (0.026 \text{ V}) \ln \left( \frac{10^{-6}}{1.66 \times 10^{-18}} \right) = 0.705 \text{ V}$

$\frac{dI}{dV} = \frac{I}{kT/q} = 10^{-6} / 0.026 \text{ V} = 26 \text{ k}\Omega = \frac{1}{R_{th}}$


2. [40 points] For the inverter shown to the right, use MOS parameters on cover page.

(a) [10] Calculate  $V_H$ .

(b) [10] Calculate  $V_L$ .

(c) [8] Calculate  $V_{IL}$ .

(d) [12] Calculate  $t_{PLH}$  for step function input ( $V_H$  to  $V_L$  at  $t=0$ ) and total load capacitance of 5 pF. Use method introduced in lecture.



(a) For  $V_H$   $V_{in} = V_L$ , assume  $V_L < V_{TNs} \Rightarrow M_S$  off

$$V_H = 2.5V - V_{TL} \quad V_{TL} = V_{TNO} + 8\left(\sqrt{V_H + 2Q_F} - \sqrt{2Q_F}\right)$$

Can solve, but easier  
to guess & iterate.

$$\text{Guess } V_{TL} = 1V \Rightarrow V_H = 1.5V \Rightarrow V_{TL} = 0.84V \Rightarrow V_H = 1.66V$$

$$\Rightarrow V_{TL} = 0.86V \Rightarrow \underline{V_H = 1.64V} \Rightarrow V_{TL} = 0.86V \text{ converged}$$

(b)  $V_{in} = V_H = 1.64V$  Assume  $M_S$  linear,  $M_L$  sat  $\checkmark$  Guess  $V_{TL} \approx 0.6V$

$$\frac{k_n}{2} \left(\frac{W}{L}\right)_S \left(V_{GS}^L - V_{TL}\right)^2 = k_n \left(\frac{W}{L}\right)_S \left(V_{GS}^S - V_{TS} - \frac{V_L}{2}\right) V_L$$

$$(2.5V - V_L - V_{TL})^2 = \underbrace{2(4.71)(1.68)}_{15.83} \left(1.64 - 0.5V - \frac{V_L}{2}\right) V_L$$

$$\Rightarrow \underline{V_L = 0.188V}, V_{TL} = 0.55V \text{ after solving } V_L = V_{DS} < V_{DSSat} = 1.64 - 0.5 = 1.14V$$

(c) For  $V_{IL}$ ,  $\frac{\partial V_O}{\partial V_I} = -1$ . For saturated load, this occurs

as soon as  $M_S$  turns on ( $V_I = V_{TN} = 0.5V$ )  $\underline{V_{IL} = 0.5V}$

No body effect for  $M_S$  since  $V_{SB} = 0$

(d) For  $C_{PLH}$   $V_O$  goes from  $V_L = 0.188V$  to  $\frac{V_L + V_H}{2} = 0.914V$

$\Delta V = 0.726V$ ,  $M_S$  off,  $M_L$  saturated

$$I_C = I_c = \frac{200\mu A/V^2}{2(1.68)} (2.5 - V_O - V_{TL}(V_O))^2 = \begin{cases} 185\mu A & \text{for } V_O = 0.188V \\ 43.6\mu A & \text{for } V_O = 0.914V \end{cases}$$


$$C_{PLH} = \frac{C \Delta V}{I_{avg}} = \frac{(5 \times 10^{-12} F)(0.726V)}{0.5(154 + 37)10^{-6} A} = 3.8 \times 10^{-8} S = 38 \text{ ns}$$

$$\begin{aligned} V_{TL} &= 0.55V \\ \text{for } V_O &= 0.914V \\ V_{TL} &= 0.73V \end{aligned}$$

3. [30 points] In the circuit to the right,  $V_{DD} = 3 \text{ V}$ ,  $R_L = 1 \text{ k}\Omega$ ,  $R = 20 \text{ k}\Omega$ , and  $V_{on} = 0.7 \text{ V}$ . Use default MOS parameters (cover page).

(a) [15] Sketch  $v_O$  versus  $v_A$  for  $v_B = 0$  and for  $v_B = V_{DD}$  (two lines). What function does this circuit implement?

(b) [15] Calculate  $V_L$  and  $V_H$  and indicate on the plot in (a).



$$(a) V_B = V_{DD} \Rightarrow D_B \text{ on} \Rightarrow V_m = V_{DD} - V_{on} = 2.3 \text{ V}$$

$$V_o = V_L = 3 \text{ V} \quad \text{as long as } V_A \leq V_{DD}$$



$$V_B = 0 \Rightarrow D_B \text{ off}$$

$$V_A \leq V_m, D_A \text{ off} \Rightarrow V_{in} = 0$$

$$V_A > V_{on}, D_A \text{ on}$$

$$\Rightarrow V_m = V_A - V_{on} = V_A - 0.7 \text{ V}$$

MOS turns on when  $V_A > V_T = 0.5 \text{ V}$ , so  $V_A > 1.2 \text{ V}$



$$(b) \frac{V_{DD} - V_L}{R_L} = \left( V_A - V_{on} - V_T - \frac{V_L}{2} \right) V_L \left( K_n \frac{W}{L} \right)$$

Assume linear

$$V_H = 3 \text{ V} (\text{MOS off})$$

$$3 \text{ V} - V_L = \left( 3 \text{ V} - 0.7 \text{ V} - 0.5 \text{ V} - \frac{V_L}{2} \right) V_L \left( 0.2 \text{ V}^{-1} \right)$$

$$3 \text{ V} - V_L = - (1.8 \text{ V})(0.2 \text{ V}^{-1}) V_L - 0.1 V_L^2$$

$$0.1 V_L^2 + 1.36 V_L + 3 = 0 \quad V_L = \frac{-1.36 \pm \sqrt{(1.36)^2 - 1.2}}{0.2}$$

Redo

$$\frac{3 \text{ V} - V_L}{R_L} = \frac{K_n (1.8 \text{ V})^2}{2}$$

$$3 \text{ V} - V_L = 0.1 (1.8 \text{ V})^2 \quad V_L = 3 \text{ V} - 0.324 \text{ V} = 2.68 \text{ V}$$

$$= 2.77 \text{ V} \Rightarrow \text{saturated}$$

4. [34 points] Design a CMOS gate that implements the logic function  $Z = \bar{A} + \bar{B} \cdot (C + \bar{D})$ . Assume both inverted and noninverted logic signals are available.


(a) [12] Draw the CMOS circuit design.

(b) [12] Design the aspect ratios for all transistors to make worst case VTC and switching speed equivalent to inverter with (W/L) for nMOS of (1/1) and (W/L) for pMOS of (2/1).

(c) [10] For your design, calculate the worst-case initial (just after input switches between  $V_H$  and  $V_L$ ) pull-up current for  $V_{DD} = 1.5$  V. Use  $\gamma = 0$  (or  $\alpha = 0.2$  for 5 points bonus credit).

(a)  $Z = \bar{A} + \bar{B} \cdot (C + \bar{D})$  is in pull-up(pMOS) form already

$$= \overline{A \cdot \bar{B} \cdot (C + \bar{D})} = \overline{A \cdot (B + \bar{C} + \bar{D})} = \overline{A \cdot (B + (\bar{C} \bar{D}))}$$



$$(b) \left(\frac{W}{L}\right)_\text{PMOS}^A = \left(\frac{W}{L}\right)_\text{PMOS}^\text{inverter} = \frac{2}{1}$$

$$\left(\frac{W}{L}\right)_\text{PMOS}^B = \left(\frac{W}{L}\right)_\text{PMOS}^{\bar{C}} = \left(\frac{W}{L}\right)_\text{PMOS}^{\bar{D}} = 2 \left(\frac{W}{L}\right)_\text{PMOS}^\text{inverter}$$

as worst-case path has 2 PMOS

$$\left(\frac{W}{L}\right)_\text{NMOS}^A = \left(\frac{W}{L}\right)_\text{NMOS}^B = 2 \left(\frac{W}{L}\right)_\text{NMOS}^\text{inverter} = \frac{2}{1}$$

$$\left(\frac{W}{L}\right)_\text{NMOS}^{\bar{C}} = \left(\frac{W}{L}\right)_\text{NMOS}^{\bar{D}} = 4 \left(\frac{W}{L}\right)_\text{NMOS}^\text{inverter} = \frac{4}{1}$$

(c)  $V_o = V_L = 0V$  for CMOS

$V_I = V_L = 0V$  Can consider either  $\text{NMOS}_A$  or  $\text{PMOS}_B \neq \text{PMOS}_D$

Easier to consider just  $\text{PMOS}_A \Rightarrow V_{DS} = V_{DD} = 1.5V = V_{GS} \Rightarrow \text{sat}$

$$I_{\text{pull-up}} = \frac{K_p}{2} \left(\frac{W}{L}\right)_A \left(V_{DD} + V_{TP}\right)^2 = \frac{100\text{mA}/\sqrt{2}}{2} \left(\frac{2}{1}\right) \left(+1.5V - 0.5V\right)^2$$


$$= 100\mu\text{A} \quad w/\gamma=0 \quad (\alpha=0)$$

$$\text{With } \alpha=0.2 \quad I_{\text{pull-up}} = \frac{100\mu\text{A}}{1+\alpha} = 83.3\mu\text{A}$$

Note that if you consider series of  $B \& D$ ,  $\text{PMOS}_B$  will be linear and  $\text{PMOS}_D$  saturated. Result is same answer

5. [30 points] For problems below, use parameters on cover page, except assume  $\gamma = 0$ .

(a) [10]  $V_S = 0$  V and  $V_D = 2$  V. The current into terminal D is 2 mA. Find  $V_G$ . What mode is transistor operating in?



NMOS transistor

Assume saturated

$$I_{DS} = 2 \text{ mA} = \frac{200 \mu\text{A}/\text{V}^2}{2} (V_G - 0.5\text{V})^2$$


$$\Rightarrow V_G = 4.97\text{V} \Rightarrow \text{linear}$$

$$I_{DS} = 2 \text{ mA} = 200 \mu\text{A}/\text{V}^2 \left[ V_G - 0.5\text{V} - \frac{2\text{V}}{2} \right] 2\text{V}$$

$$10 \text{ V}^2 / 2\text{V} = 5\text{V} = V_G - 0.5\text{V} - 1\text{V} \Rightarrow \underline{\underline{V_G = 6.5\text{V}}}$$

Linear/triode mode

(b) [20]  $V_{DD} = 10$  V,  $R_1 = 50$  k $\Omega$ , and  $R_2 = 10$  k $\Omega$ . ( $W/L$ ) = 1 for both transistors. Determine the mode of each transistor and the voltage across resistor  $R_2$ .



$$V_{DD} > V_{Zener}, \text{ so } V_I = V_{Zener} = 5\text{V}$$

$$V_{GS}^{PMOS} = -10\text{V}, \text{ Assume linear } \checkmark$$

Assume NMOS off  $\checkmark$

$$I_{SD} = K_P \left[ 10\text{V} - 0.5\text{V} - \frac{(10 - V_{R2})}{2} \right] (10 - V_{R2})$$

$$= 100 \frac{\mu\text{A}}{\text{V}^2} \left[ 9.5 - 5 + \frac{V_{R2}}{2} \right] (10 - V_{R2}) = \frac{V_{R2}}{10\text{k}\Omega}$$

$$(100 \mu\text{A})(10\text{k}\Omega) = 1\text{V}$$

$$IV \left( 4.5\text{V} + \frac{V_{R2}}{2} \right) (10 - V_{R2}) = V_{R2} \Rightarrow 45\text{V} + 0.5V_{R2} - \frac{V_{R2}^2}{2\text{V}} = V_{R2}$$

$$\frac{V_{R2}^2}{2} + 0.5V_{R2} - 45\text{V} = 0 \quad V_{R2}^2 + V_{R2} - 90\text{V} = 0$$

$$\underline{\underline{V_{R2} = 9\text{V}}} \quad \text{Check } 10^4 \left( 4.5 + \frac{9}{2} \right) (10 - 9) = \frac{9}{10^4} \checkmark$$

$$V_{GS}^{NMOS} = 5\text{V} - 9\text{V} = -4\text{V} \Rightarrow \text{OFF}$$


$$V_{DS}^{PMOS} = 9\text{V} - 10\text{V} = -1\text{V} \text{ less negative than } V_{GS} - V_T = -10\text{V} + 0.5\text{V} = 9.5\text{V} \Rightarrow \text{triode/linear } \checkmark$$

6. [30 points] In the SRAM cell to the right,  $V_{DD} = 2 \text{ V}$ . Use

MOS parameters on cover page, except use assume  $\gamma = 0$ .  $\frac{W}{L} = 1$

(a) [15]  $V_{D1} = 2 \text{ V}$ ,  $V_{D2} = 0 \text{ V}$ , and both bitlines are precharged to 1 V. What would be the initial current into each bit line ( $BL$  and  $\bar{BL}$ ) immediately after the wordline voltage is switched from 0 to 2 V?

(b) [15] Initially,  $V_{D1} = 2 \text{ V}$  and  $V_{D2} = 0 \text{ V}$ . If the bit line voltages are held to  $V_{BL} = 0 \text{ V}$  and  $V_{\bar{BL}} = 0 \text{ V}$  and the wordline at 2 V, what is the final steady-state value for  $V_{D1}$  if  $V_{D2}$  remains near 0 V?




(a) For  $BL$   $V_G = 2 \text{ V}$ ,  $V_s = 1 \text{ V}$ ,  $V_D = 2 \text{ V} \Rightarrow V_{DS} = V_{GS} \Rightarrow$  saturated

$$I_{BL} = \frac{200 \mu\text{A}/\text{V}^2}{2} (2 \text{V} - 1\text{V} - 0.5\text{V})^2 = +25 \mu\text{A}$$

For  $\bar{BL}$   $V_G = 2 \text{ V}$ ,  $V_s = 0 \text{ V}$ ,  $V_D = 1 \text{ V} \Rightarrow V_{GS} > V_{DS} + V_T \Rightarrow$  linear

$$\begin{aligned} I_{\bar{BL}} &= -I_{DS} = -200 \mu\text{A}/\text{V}^2 (2 \text{V} - 0 \text{V} - 0.5\text{V} - \frac{1\text{V} - 0}{2})(1\text{V} - 0) \\ &= -200 \frac{\mu\text{A}}{\text{V}^2} (1)(1) = -200 \mu\text{A} \end{aligned}$$

(b)  $V_{D2} = V_{G1} = 0 \text{ V}$   $V_{BL} = 0 \text{ V}$   $0 \xrightarrow{V_{DD} = 2 \text{ V}}$  PMOS1 ON  
~~PMOS1 OFF~~ Pass Gate 1 ON



$$K_p = K_p' \left( \frac{W}{L} \right)_p = 100 \mu\text{A}/\text{V}^2 (1) = 100 \mu\text{A}/\text{V}^2$$

$$K_n = K_n' \left( \frac{W}{L} \right)_n = 200 \mu\text{A}/\text{V}^2$$

Assume both transistors in linear/triode

$$K_p \left( 2\text{V} - 0.5\text{V} - \frac{(2 - V_{D1})}{2} \right) (2 - V_{D1}) = \frac{K_n}{K_p} \left( 2\text{V} - 0.5\text{V} - \frac{V_{D1}}{2} \right) V_{D1}$$

$$\left( 2 - 0.5 - 1 + \frac{V_{D1}}{2} \right) (2 - V_{D1}) = 2 \left( 1.5 - \frac{V_{D1}}{2} \right) V_{D1} \quad V_{D1} = 0.44 \text{V}$$

$$\left( 0.5 + \frac{V_{D1}}{2} \right) (2 - V_{D1}) = (3 - V_{D1}) V_{D1} \quad \Rightarrow V_{DS} = -1.56 \text{V} \Rightarrow \text{Saturated}$$

$$1 - \frac{V_{D1}}{2} + V_{D1} - \frac{V_{D1}^2}{2} = 3V_{D1} - V_{D1}^2 \Rightarrow \frac{V_{D1}^2}{2} - 2.5V_{D1} + 1 = 0$$

Redo w/ PMOS saturated

$$\frac{K_P}{2} (2 - 0.5)^2 = K_n \left(1.5 - \frac{V_{D1}}{2}\right) V_{D1}$$

$$(1.5)^2 = 4 \left(1.5 - \frac{V_{D1}}{2}\right) V_{D1} = 6V_{D1} - 2V_{D1}^2$$

$$2V_{D1}^2 - 6V_{D1} + 2.25 = 0$$

$$V_{D1} = \frac{6 \pm \sqrt{6^2 - 4(2.25)(2)}}{4} = \underline{\underline{0.44V}}$$

Same answer since PMOS is barely saturated