
MOS Transistors

We can extend the analysis we did of the MOS capacitor system to the MOS transistor by considering adding source and drain regions doped with the opposite impurity type from the substrate.



As before V_G controls the charges in the channel region.

$V_G < V_{th}$:

The structure consists of two back-to back diodes and only reverse leakage current flows between the source and drain.

$$V_G > V_{th}$$
:


Inversion layer exists. This inversion layer forms a conducting channel between the source and drain allowing current to flow.

 V_{th} is unchanged from that calculated for the MOS capacitor.

$$V_{th} = \Phi_{MS} - \frac{Q'_{ss}}{C'_{ox}} - \frac{1}{C'_{ox}} \int_0^{x_{ox}} \frac{x}{x_{ox}} \rho(x) dx - 2\phi_F \pm \frac{\sqrt{2q\epsilon_s N_B |2\phi_F|}}{C'_{ox}}$$
(1)

where N_B is the substrate doping and the term for depletion charge is + for n-channel (p-substrate) devices and - for p-channel (n-substrate) devices.

Current - Voltage Characteristics



- 1. The depletion region around the drain is larger than around the channel because the voltage V_D applied to the drain reverse biases the drain to substrate junction.
- 2. The potential along the channel varies from $V_S=0$ to V_D between the source and drain.
- 3. The channel inversion charge Q'_I and the bulk depletion charge Q'_B are functions of distance along the channel since the surface potential varies along the channel.

The voltage drop across any elemental length of the channel is given by

$$dV = I_D dR = \frac{I_D dy}{W \mu'_n Q'_I(y)} \tag{2}$$

directly from the expression for the channel conductance of the MOS capacitor.

At any point the total charge in the silicon is

$$Q'_{s}(y) = Q'_{I}(y) + Q'_{B}(y)$$
 (3)

Recall that

$$V_G = V_{FB} - \frac{Q_s'}{C_{oz}'} + (\phi_s - \phi_F)$$
 (4)

where V_{FB} includes Φ_{MS} and oxide charges.

Combining (3) and (4),

$$Q'_{I}(y) = -\left[V_{G} - V_{FB} - (\phi_{s}(y) - \phi_{F})\right] C'_{ox} - Q'_{B}(y)$$
(5)

Since the surface is inverted, the surface potential will differ from the bulk potential by approximately $2\phi_F$ plus any reverse bias which exists between the channel and the substrate (due to V_D or substrate bias)

$$\phi_s(y) - \phi_F \cong V_{CB}(y) - 2\phi_F \tag{6}$$

We also know from our analysis of the MOS capacitor that

$$Q_B'(y) = \mp q N_B x_{d \max}(y) = \mp \sqrt{2K_s \epsilon_0 q N_B |V_{CB}(y) - 2\phi_F|}$$
(7)

For p-substrate (n-channel), as we move from $S \to D$, $V_{CB}(y)$ increases due to IR drop in channel.

- $x_{d \max}$ increases as we move towards the drain.
- $|Q_B'|$ increases as we move towards the drain.

Substituting (6) and (7) into (5),

$$Q'_{I}(y) = -\left[V_{G} - V_{FB} - V_{CB}(y) + 2\phi_{F}\right]C'_{ox} \pm \sqrt{2K_{s}\epsilon_{0}qN_{B}|V_{CB}(y) - 2\phi_{F}|}$$
(8)

Note that

$$(V_G-V_{FB})>0,\;V_{CB}(y)>0,\;\phi_F<0,\;Q_B'<0\;\; ext{ for n-channel device}$$
 $(V_G-V_{FB})<0,\;V_{CB}(y)<0,\;\phi_F>0,\;Q_B'>0\;\; ext{for p-channel device}$

Since Q_I' is a function of channel voltage. Equation (2) can be rearranged and integrated from the source $(y = 0, V_{CB} = 0)$ to the drain $(y = L, V_{CB} = V_D)$.

$$\int_0^{V_D} W \mu_n' \hat{Q}_I'(V) \, dV = \int_0^L I_D \, dy$$


If equation (8) is used for Q'_I , we obtain

$$I_{D} = \frac{W}{L} \mu_{n}^{\prime} C_{ox}^{\prime} \left\{ \left[V_{G} - V_{FB} + 2\phi_{F} - \frac{V_{D}}{2} \right] V_{D} \mp \frac{2}{3} \frac{\sqrt{2\epsilon_{o}qN_{B}}}{C_{ox}^{\prime}} \left[|V_{D} - 2\phi_{F}|^{3/2} - |2\phi_{F}|^{3/2} \right] \right\}$$
(9)

If we had assumed $Q'_B(y)$ was just a constant given by its value without an applied drain voltage (ignored the influence of channel voltage on Q_B), we would have found

$$I_D \cong \frac{W}{L} \mu_n' C_{ox}' \left[V_G - V_{th} - \frac{V_D}{2} \right] V_D \tag{10}$$

where V_{th} includes the effects of ϕ_F , ϕ_{MS} , oxide charges and $Q_B'(y=0)$.




Note that for a typical device, the approximate expression (10) works well for low V_D , but predicts too high a current at larger V_D . This makes sense since some of the gate charge must support the extra depletion charge and therefore the inversion layer charge is corresponding reduced, an effect which was ignored in the approximation.

- Both equations (9) and (10) are only valid when an inversion layer exists all the way across the channel from the source to the drain.
- As V_D increases, the voltage between the gate and the channel near the drain decreases until it is less than V_{th} , pinching off the channel. This occurs when

$$V_D > V_G - V_{th} = V_{D,\text{sat}} \tag{11}$$


When V_D exceeds the saturation voltage, a channel no longer exist all the way to the drain. This is known as the saturation or "pinch-off" region.

$V_D > V_{D\,\mathrm{sat}}$



- Electrons will travel along the inversion layer and then become injected into the depletion region where the high $\mathcal E$ field pulls them into the drain.
- Further increase of V_D does not change I significantly.

$$I_D\cong {
m constant \ for \ } V_D>V_{D\, {
m sat}}$$



The boundary between the linear and saturation regions is described by

$$V_D = V_G - V_{th}$$

More accurately, we can solve equation (8) for $Q'_I(y=L)=0$ (no inversion layer),

$$V_{D \, \text{sat}} = V_G - V_{FB} + 2\phi_F \pm \frac{K_s \epsilon_0 q N_B}{C_{ox}^2} \left[1 - \sqrt{1 + \frac{2C_{ox}^2 |V_G - V_{FB}|}{K_s \epsilon_0 q N_B}} \right]$$
(12)

MOSFET Current versus Voltage with Linearized Depletion Charge

The inversion charge is given by:

$$Q_I'(y) = -\left[V_{GB} - V_{FB} - (V_{CB}(y) - 2\phi_F)\right] C_{ox}' - Q_B'(y). \tag{1}$$

Rather than using

$$Q_B'(y) = \mp q N_B x_{d \max}(y) = \mp \sqrt{2K_s \epsilon_0 q N_B |V_{CB}(y) - 2\phi_F|}, \qquad (2)$$

we can instead approximate $Q'_B(y)$ by its first order Taylor series around $V_{CB} = V_{SB}$:

$$Q'_B(y) \cong Q'_B(0) + V_{CS} (dQ'_B(y)/dV_{CB})_{V_{SB}}$$

$$= \mp \sqrt{2K_s \epsilon_0 q N_B |V_{SB}(y) - 2\phi_F|} - V_{CS} \sqrt{\frac{K_s \epsilon_0 q N_B}{2|V_{SB}(y) - 2\phi_F|}}$$
(3)

Thus,

$$Q_I'(y) = -\left[V_{GS} - V_{th} - (1 + \alpha)V_{CS}(y)\right]C_{ox}',\tag{4}$$

where

$$\alpha = \frac{1}{C'_{ox}} \sqrt{\frac{K_s \epsilon_0 q N_B}{2|V_{SB} - 2\phi_F|}} = \frac{C'_d}{C'_{ox}}$$

$$\tag{5}$$

Integrating from y = 0 to L and $V_{CS} = 0$ to V_{DS} ,

$$I_{DS} = \pm \frac{W}{L} \mu' C'_{ox} \left[V_{GS} - V_{th} - (1 + \alpha) \frac{V_{DS}}{2} \right] V_{DS}$$
 (6)

where V_{th} includes the effects of ϕ_F , ϕ_{MS} , oxide charges and $Q'_B(y=0)$.

For a typical device, the approximate expression (6) works well in capturing the effect of changing depletion charge. For large V_{DS} , a slightly smaller value of α based on expanding V_{CB} around a value between V_{DB} and V_{SB} may be better.

Equation (6) is only valid when an inversion layer exists all the way across the channel from the source to the drain. As V_{DS} increases, the voltage between the gate and the channel near the drain decreases until it is less than V_{th} , pinching off the channel. This occurs when

$$V_{DS} > \frac{V_{GS} - V_{th}}{1 + \alpha} = V_{DS \text{ sat}}.$$
 (7)

When V_{DS} exceeds the saturation voltage, a channel no longer exist all the way to the drain. This is known as the saturation or "pinch-off" region. Additional voltage is dropped across a narrow depleted (not inverted) region near the drain and the drain current remains near its maximum value:

$$I_{DS \, \text{sat}} = \pm \frac{W}{L} \mu' C'_{ox} \left[\frac{(V_{GS} - V_{th})^2}{2(1+\alpha)} \right]$$
 (8)

Linear Region Conductance

If $V_D \ll (V_G - V_{th})$, then (10) reduces to


$$I_D \cong \frac{W}{L} \mu_n' C_{ox}' (V_G - V_{th}) V_D \tag{13}$$

The device therefore looks like a voltage controlled resistor with a conductance given by

$$g_D = \frac{\partial I_D}{\partial V_D} \bigg|_{V_G}$$

$$= \frac{1}{R_{on}} = \frac{W}{L} \mu'_n C'_{ox} (V_G - V_{th})$$
(14)

This is the same relationship which was derived for the MOS capacitor.



Saturation Region Transconductance

The transconductance or gain of the device is defined as

$$g_m \equiv \left. \frac{\partial I_D}{\partial V_G} \right|_{V_D} \tag{15}$$

Differentiating (9) with respect to V_G yields

$$g_m = \frac{W}{L} \mu'_n C'_{ox} V_D \qquad (V_D < V_{D \text{ sat}})$$
 (16)

In the saturation region, I is approximately constant, so we can evaluate the transconductance at the edge of the saturation region and that will hold throughout the saturation region. We can therefore substitute $V_{D\,\mathrm{sat}}$ as given in (12) into (15).

$$g_{m\,\text{sat}} = \frac{W}{L} \mu_n' C_{ox}' \left\{ V_G - V_{FB} + 2\phi_F \pm \frac{K_s \epsilon_0 q N_B}{C_{ox}^2} \left[1 - \sqrt{1 + \frac{2C_{ox}^2 |V_G - V_{FB}|}{K_s \epsilon_0 q N_B}} \right] \right\}$$
(17)

Making the same approximation we made in going from (9) to (10) (ignore change in Q_B' with y)

$$g_{m\,\text{sat}} \cong \frac{W}{L} \mu_n' C_{ox}' (V_G - V_{th}) \tag{18}$$

$$R_{on} \cong rac{1}{rac{W}{L} \mu_n' C_{oz}' (V_G - V_{th})}$$
 $g_m \cong rac{1}{R_{on}}$

The on resistance and the saturation transconductance (gain) are inversely related.

Threshold Control

It is usually desirable to make enhancement mode devices. $(V_{th}(ext{n-channel}) > 0, V_{th}(ext{p-channel}) < 0)$

$$ext{p-channel:} \qquad V_{th} = \underbrace{\Phi_{MS}}_{+} \underbrace{-2\phi_n}_{-} \underbrace{-\frac{Q_B'}{C_{ox}'}}_{-} \underbrace{-\frac{Q_{ss}'}{C_{ox}'}}_{ox} \qquad < 0$$

n-channel:
$$V_{th} = \underbrace{\Phi_{MS}}_{-} \underbrace{-2\phi_{p}}_{+} \underbrace{-\frac{Q'_{B}}{C'_{oz}}}_{+} \underbrace{-\frac{Q'_{ss}}{C'_{oz}}}_{??$$

In order to ensure that $V_{thn} > 0$, need:

- $|\phi_p|$ large \Rightarrow high doping \Rightarrow large C_s , low junction BV, low μ_n'
- C'_{ox} small \Rightarrow thick oxide \Rightarrow low gain $(g_m \propto C'_{ox})$


Body Bias (Back Gate Bias)

In the analysis to this point we have assumed that $V_B = 0$, i.e. $V_{SB} = 0$. If this is not true and the substrate is reverse biased, i.e. $V_{SB} > 0$ for an n-channel device, then $|Q_B'|$ will increase.

$$Q_B' = \mp \sqrt{2K_s\epsilon_0 q N_B |V_{SB} - 2\phi_F|}. (13)$$

The change in Q_B' due to V_{SB} is supported by a change in the gate voltage, i.e. a change in V_{th} .

$$V_{th} = \Phi_{MS} - \frac{Q'_{ss}}{C'_{ox}} - 2\phi_F \pm \frac{\sqrt{2q\epsilon_s N_B |V_{SB} - 2\phi_F|}}{C'_{ox}}$$
 (14)



The equations we derived for I-V relations etc., are still valid provided we replace V_{th} by the above expression.


Therefore, the threshold voltage can be increased by reverse biasing the substrate. The disadvantage of this approach is the requirement for an additional voltage source.

This back gate bias is also used in modern MOS ICs to reduce junction capacitances.

Channel Implants

The most widespread approach used for control of threshold voltage in MOS transistors is the shallow-implantation of a surface layer of dopants in the channel.

If we assume that the implanted layer is very thin and close to the surface, then the region can be assumed to be depleted yet have no impact on the depletion region width (the electric field is changed only over a neglible distance).



Therefore the depletion charge is is changed from Q_B' to $Q_B' + qN'$ where N' is the implanted dose per unit area and


$$V_{th} = V_{FB} - 2\phi_F - \frac{Q_B'}{C_{ox}'} - \frac{qN'}{C_{ox}'}$$
 (15)

In order to increase the threshold voltage (as is required to make n-channel enhancement mode devices) acceptor impurities (-) must be implanted, while to reduce V_{th} donor impurities are implanted.


If the implant profile is not actually of neglible depth, an additional voltage drop will occur across the implanted layer reducing the effectiveness of the implant on V_{th} . In that case, Poisson's equation would have to be used to determine the threshold shift (see text).

Implantation is an effective method of controlling the threshold voltage because the critical parameter, total dose, is very well controlled ($\sim \pm 3\%$).





	electrons	holes
u ⁰	540	185
ν	1.8	1
E₀ in Si	0.7MV/cm	0.45MV/cm



$$egin{aligned} E_b &= rac{Q_{dep}}{arepsilon_S} \ E_t &= rac{Q_{dep} + Q_{inv}}{arepsilon_S} \end{aligned}$$

$$\frac{E_b + E_t}{2} = \frac{Q_{dep} + Q_{inv} / 2}{\varepsilon_S} \equiv E_{eff}$$

EE231 - Vivek Subramanian

Slide 3-31

$$E_{eff} = \frac{Q_{dep} + Q_{inv} / 2}{\varepsilon_{S}}$$

$$Q_{inv} = C_{Ox} (V_{g} - V_{t})$$

$$V_{t} = V_{fb} + 2\varphi_{B} + \frac{Q_{dep}}{C_{Ox}}$$

$$For n^{+}/NMOS or p^{+}/PMOS$$

$$V_{fb} + 2\varphi_{B} \approx 0, V_{t} \approx \frac{Q_{dep}}{C_{Ox}}$$

$$therefore Q_{dep} = C_{Ox}V_{t}$$


$$E_{eff} = \frac{C_{Ox}V_{t} + C_{Ox}\frac{V_{g} - V_{t}}{2}}{\varepsilon_{S}}$$

$$= \frac{C_{Ox}(V_{g} + V_{t})}{2\varepsilon_{S}}$$

$$= \frac{\varepsilon_{Ox}(V_{g} + V_{t})}{T_{Ox}2\varepsilon_{S}}$$


$$= \frac{V_{g} + V_{t}}{6T_{Ox}}$$


$$E_{eff} = \frac{V_g + V_t - 2.3V}{6T_{Ox}}$$




EE231 - Vivek Subramanian

Slide 3-32






Channel Length Modulation



In the saturation region, as V_D increases, the pinch-off point of the channel moves back towards the source (the drain depletion region expands). Therefore the current I increases since it is $\propto 1/L_{\rm eff}$. The depletion region expands as $\sqrt{V_D-V_{D\rm sat}}$ assuming constant doping. Provided the device has a channel length $L\gg \Delta x_d$ and provided $x_{ox}\ll \Delta x_d$, then the change in channel length is approximately


$$\Delta L \cong \sqrt{\frac{2\epsilon_s}{qN_B}|V_D - V_{D\,\text{sat}}|} \tag{16}$$

The decrease in L is responsible for an increase in I in the saturation region, therefore a finite output impedance results. Channel width modulation is most pronounced in devices with lightly doped substrates and short channels.




Short Channel Effects

In devices with long channel lengths, the gate is completely responsible for depleting the semiconductor (Q_B) . In very short channel devices, part of the depletion is accomplished by the drain and source depletion regions.




Therefore $V_{th} \downarrow$ as $L \downarrow$ since less gate voltage is required to support Q_B .



These effects are particularly pronounced in lightly doped substrates. Ion implanting a more heavily doped region under the gate (same type as substrate) can be used to minimize the threshold shifts.

MOS Device Scaling



The performance of the intrinsic MOS transistor may be expressed in terms of the following parameters.

Device gain
$$(g_m)$$
 $\propto \frac{1}{x_{ox}}$

Input capacitance $\propto \frac{WL}{x_{ox}}$

Miller capacitance $\propto \frac{Wl_0}{x_{ox}}$

Punch through voltage $\propto N_BL^2$


Threshold voltage $\propto \sqrt{N_B}x_{oz}$

In order to maintain the same I-V characteristics as size is shrunk,

 $L, x_{ox}, x_j, l_0 \downarrow$ by S,

 $N_B \uparrow$ by S,

where S = scaling factor.




Device / Circuit Parameter Scaling Factor

${\rm Dimensions}: x_{ox}, L, l_0, W, x_j$	$\frac{1}{S}$
Substrate Doping : N_B	S
Supply voltage : V	$\frac{1}{S}$
Supply current : I	$\frac{1}{S}$
Parasitic Capacitance : $\frac{WL\epsilon_{ox}}{x_{ox}}$	$\frac{1}{S}$
$\text{Gate delay}: \frac{VC}{I}$	$\frac{1}{S}$
Power dissipation : IV	$rac{1}{S^2}$
Power delay product : V^2C	$\frac{1}{S^3}$

Parameter	1977	<u>1980</u>	<u>1986</u>
Layout density (gates/mm ²)	200	450	1000
Power delay product (pJ)	1	0.2	0.01
Gate delay (ns)	1 0	0.2	0.01
Power supply voltage	5	5	3
Channel length (μm)	3.5	2.0	0.7
x_{ox} (Å)	700	400	100


Circuit Models

The MOS transistor may be modeled in the following manner, by inspection of its physical structure.




Of the elements in the model, only the gate to channel capacitance is essential; the rest are parasitic and degrade performance. Technology improvements are generally designed to reduce these parasitics.

In many cases, the equivalent circuit can be reduced to:



Note that many of the parameters in the model are voltage sensitive. Therefore accurate large signal modeling usually requires computer techniques.

Summary



- 1. MOS devices operate by controlling surface conductance.
- 2. Performance is greatly improved by shrinking dimensions (L, etc.). Therefore VLSI IC's will likely use this type of device because:
 - (a) Small device size \Rightarrow high performance.
 - (b) Small device size ⇒ lots of devices in a given chip area.
 - (c) MOS devices are physically smaller for the same design rules than bipolar devices.
- 3. Small MOS devices ($L < 1 \mu {
 m m}$) require very tight process controls to achieve reproducible characteristics.